| Title/Authors | Title | Research Artifacts
[?] A research
artifact is any by-product of a research project that is not
directly included in the published research paper. In Computer
Science research this is often source code and data sets, but
it could also be media, documentation, inputs to proof
assistants, shell-scripts to run experiments, etc.
|
Details |
|---|
|
Poster Abstract: An Optimizing Framework for Real-Time Scheduling Sakthivel Manikandan Sundharam, Sebastian Altmeyer, Nicolas Navet |
Poster Abstract: An Optimizing Framework for Real-Time Scheduling Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems Prathap Kumar Valsan, Heechul Yun, Farzad Farshchi |
Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Poster Abstract: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e Harrison Kurunathan, Ricardo Severino, Anis Koubaa, Eduardo Tovar |
Poster Abstract: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores Sujay Narayana, Pengcheng Huang, Georgia Giannopoulou, Lothar Thiele, R. Venkatesha Prasad |
Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores Details |
|
Author Comments:
This is one of the new works.
Discussion Comments:
0
Sharing:
Not able to share produced artifacts
Verification:
Authors have
verified
information
|
|
Demo Abstract: Timing Aware Hardware Virtualization on the L4Re Microkernel Systems Adam Lackorzynski, Alexander Warg |
Demo Abstract: Timing Aware Hardware Virtualization on the L4Re Microkernel Systems Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems Mohamed Hassan, Hiren D. Patel |
Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Trading Cores for Memory Bandwidth in Real-Time Systems Ahmed Alhammad, Rodolfo Pellizzoni |
Trading Cores for Memory Bandwidth in Real-Time Systems Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Syed Aftab Rashid, Geoffrey Nelissen, Eduardo Tovar |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Meng Xu, Linh Thi Xuan Phan, Hyon-Young Choi, Insup Lee |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Poster Abstract: Scheduling Multi-Threaded Tasks to Reduce Intra-Task Cache Contention Corey Tessler, Nathan Fisher |
Poster Abstract: Scheduling Multi-Threaded Tasks to Reduce Intra-Task Cache Contention Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Buffer Space Allocation for Real-Time Priority-Aware Networks Hany Kashif, Hiren D. Patel |
Buffer Space Allocation for Real-Time Priority-Aware Networks Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems Milos Panic, Carles Hernández, Eduardo Quiñones, Jaume Abella, Francisco J. Cazorla |
Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Namhoon Kim, Bryan C. Ward, Micaiah Chisholm, Cheng-Yang Fu, James H. Anderson, F. Donelson Smith |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers Yonghui Li, Benny Akesson, Kai Lampka, Kees Goossens |
Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks Jing Li, David Ferry, Shaurya Ahuja, Kunal Agrawal, Christopher D. Gill, Chenyang Lu |
Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Demo Abstract: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems Geoffrey Nelissen, Humberto Carvalho, David Pereira, Eduardo Tovar |
Demo Abstract: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Man-Ki Yoon, Sibin Mohan, Chien-Ying Chen, Lui Sha |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs Adnan Bouakaz, Pascal Fradet, Alain Girault |
Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Memory Servers for Multicore Systems Rodolfo Pellizzoni, Heechul Yun |
Memory Servers for Multicore Systems Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Philip S. Kurtin, Joost P. H. M. Hausmans, Marco Jan Gerrit Bekooij |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Hela Guesmi, Belgacem Ben Hedia, Mathieu Jan, Simon Bliudze, Saddek Bensalem |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Laure Abdallah, Mathieu Jan, Jérôme Ermont, Christian Fraboul |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems David Trilla, Javier Jalle, Mikel Fernández, Jaume Abella, Francisco J. Cazorla |
Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis Thomas Sewell, Felix Kam, Gernot Heiser |
Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Poster Abstract: Preliminary Performance Evaluation of HEF Scheduling Algorithm Carlos A. Rincon C., Albert M. K. Cheng |
Poster Abstract: Preliminary Performance Evaluation of HEF Scheduling Algorithm Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Poster Abstract: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling Jiaming Lv, Yu Jiang, Xingliang Zou, Albert M. K. Cheng |
Poster Abstract: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities Peter Wägemann, Tobias Distler, Heiko Janker, Phillip Raffeck, Volkmar Sieh |
A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities Details |
Author Comments:
Discussion Comments:
0
Sharing:
Research produced artifacts
Verification:
Authors have
verified
information
|
|
|
Temporal Isolation of Hard Real-Time Applications on Many-Core Processors Quentin Perret, Pascal Maurère, Eric Noulard, Claire Pagetti, Pascal Sainrat, Benoit Triquet |
Temporal Isolation of Hard Real-Time Applications on Many-Core Processors Details |
|
Author Comments:
Discussion Comments:
0
Sharing:
Not able to share produced artifacts
Verification:
Authors have
verified
information
|
|
Modeling Multi-Periodic Simulink Systems by Synchronous Dataflow Graphs Enagnon Cédric Klikpo, Jad Khatib, Alix Munier Kordon |
Modeling Multi-Periodic Simulink Systems by Synchronous Dataflow Graphs Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Multi-Objective Co-Optimization of FlexRay-Based Distributed Control Systems Debayan Roy, Licong Zhang, Wanli Chang, Dip Goswami, Samarjit Chakraborty |
Multi-Objective Co-Optimization of FlexRay-Based Distributed Control Systems Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Demo Abstract: A Real-Time Low Datarate Protocol for Cooperative Mobile Robot Teams Gaetano Patti, Giovanni Muscato, Nunzio Abbate, Lucia Lo Bello |
Demo Abstract: A Real-Time Low Datarate Protocol for Cooperative Mobile Robot Teams Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Poster Abstract: Memory-Aware Response Time Analysis for P-FRP Tasks Xingliang Zou, Albert M. K. Cheng |
Poster Abstract: Memory-Aware Response Time Analysis for P-FRP Tasks Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Yu Jiang, Yixiao Yang, Han Liu, Hui Kong, Ming Gu, Jia-Guang Sun, Lui Sha |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Ankit Agrawal, Gerhard Fohler, Jan Nowotsch, Sascha Uhrig, Michael Paulitsch |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Julien Hennig, Hermann von Hasseln, Hassan Mohammad, Stefan Resmerita, Stefan Lukesch, Andreas Naderlinger |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Demo Abstract: Response-Time Analysis for Task Chains in Communicating Threads with pyCPA Johannes Schlatow, Jonas Peeck, Rolf Ernst |
Demo Abstract: Response-Time Analysis for Task Chains in Communicating Threads with pyCPA Details |
Author Comments:
Discussion Comments:
0
Sharing:
Research produced artifacts
Verification:
Authors have
verified
information
|
|
|
Demo Abstract: Demonstration of the FMTV 2016 Timing Verification Challenge Arne Hamann, Dirk Ziegenbein, Simon Kramer, Martin Lukasiewycz |
Demo Abstract: Demonstration of the FMTV 2016 Timing Verification Challenge Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Response-Time Analysis for Task Chains in Communicating Threads Johannes Schlatow, Rolf Ernst |
Response-Time Analysis for Task Chains in Communicating Threads Details |
Author Comments:
Discussion Comments:
0
Sharing:
Research produced artifacts
Verification:
Authors have
verified
information
|
|
|
OSEK-Like Kernel Support for Engine Control Applications under EDF Scheduling Vincenzo Apuzzo, Alessandro Biondi, Giorgio C. Buttazzo |
OSEK-Like Kernel Support for Engine Control Applications under EDF Scheduling Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core Nitin Shivaraman, Sriram Vasudevan, Arvind Easwaran |
Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Precise Cache Timing Analysis via Symbolic Execution Duc-Hiep Chu, Joxan Jaffar, Rasool Maghareh |
Precise Cache Timing Analysis via Symbolic Execution Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Demo Abstract: TEMPO: Integrating Scheduling Analysis in the Industrial Design Practices Rafik Henia, Laurent Rioux, Nicolas Sordon |
Demo Abstract: TEMPO: Integrating Scheduling Analysis in the Industrial Design Practices Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Behnaz Sanati, Albert M. K. Cheng |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Loïc Fejoz, Nicolas Navet, Sakthivel Manikandan Sundharam, Sebastian Altmeyer |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems Rohan Tabish, Renato Mancuso, Saud Wasly, Ahmed Alhammad, Sujit S. Phatak, Rodolfo Pellizzoni, Marco Caccamo |
A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|