Design Automation Conference, DAC 2016


Article Details
Title: Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits
Article URLs:
Alternative Article URLs:
Authors: Qicheng Huang
  • Fudan University, State Key Lab of ASIC & System, Microelectronics Department
Chenlei Fang
  • Fudan University, State Key Lab of ASIC & System, Microelectronics Department
Fan Yang
  • Fudan University, State Key Lab of ASIC & System, Microelectronics Department
Xuan Zeng
  • Fudan University, State Key Lab of ASIC & System, Microelectronics Department
Dian Zhou
  • Fudan University, State Key Lab of ASIC & System, Microelectronics Department
  • University of Texas at Dallas, Electrical Engineering Department
Xin Li
  • Fudan University, State Key Lab of ASIC & System, Microelectronics Department
  • Carnegie Mellon University, Electrical and Computer Engineering Department
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers: 1316363, 1115556
DBLP Key: conf/dac/HuangFYZZL16
Author Comments:

Discuss this paper and its artifacts below