| Title: |
Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices |
| Article URLs: |
|
| Alternative Article URLs: |
|
| Authors: |
Ying Wang |
-
Chinese Academy of Sciences, State Key Laboratory of Computer Architecture
-
Chinese Academy of Sciences, Institute of Computing Technology
|
| Huawei Li |
-
Chinese Academy of Sciences, State Key Laboratory of Computer Architecture
-
Chinese Academy of Sciences, Institute of Computing Technology
|
| Xiaowei Li |
-
Chinese Academy of Sciences, State Key Laboratory of Computer Architecture
-
Chinese Academy of Sciences, Institute of Computing Technology
|
| Sharing: |
Unknown
|
| Verification: |
Authors have
not verified
information
|
| Artifact Evaluation Badge: |
none
|
| Artifact URLs: |
|
| Artifact Correspondence Email Addresses: |
|
| NSF Award Numbers: |
|
| DBLP Key: |
conf/iccad/WangLL16
|
| Author Comments: |
|