IEEE/ACM Intl. Conf. on Parallel Architectures and Compilation Techniques, PACT 2017


Article Details
Title: Sthira: A Formal Approach to Minimize Voltage Guardbands under Variation in Networks-on-Chip for Energy Efficiency
Article URLs:
Alternative Article URLs:
Authors: Raghavendra Pradyumna Pothukuchi
  • University of Illinois at Urbana-Champaign
Amin Ansari
  • Qualcomm Research
Bhargava Gopireddy
  • University of Illinois at Urbana-Champaign
Josep Torrellas
  • University of Illinois at Urbana-Champaign
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers: 1536795, 1649432
DBLP Key: conf/IEEEpact/PothukuchiAGT17
Author Comments:

Discuss this paper and its artifacts below